IEEE Design and Test

Paper

01 Jun 2019

A Survey on Architecture Advances Enabled by Emerging Beyond-CMOS Technologies

View publication

Paper

An analog-AI chip for energy-efficient speech recognition and transcription

S. Ambrogio, Pritish Narayanan, et al.

Nature

Paper

Noise-Resilient DNN: Tolerating Noise in PCM-Based AI Accelerators via Noise-Aware Training

Sanjay Kariyappa, Hsinyu Tsai, et al.

IEEE T-ED

Conference paper

Analog-memory-based 14nm Hardware Accelerator for Dense Deep Neural Networks including Transformers

Atsuya Okazaki, Pritish Narayanan, et al.

ISCAS 2022

Paper

Hardware-aware training for large-scale and diverse deep learning inference workloads using in-memory computing-based accelerators

Malte J. Rasch, Charles Mackin, et al.

Nature Communications

View all publications