Stefano Grivet-Talocia, Hao-Ming Huang, et al.
IEEE Transactions on Advanced Packaging
The parallel-plate formula is widely used by the solid-state circuit designer to estimate capacitances in integrated circuits. Since considerable errors may result from using this approximation, this correspondence gives correction curves for a wide range of parameters. It is shown that the finite conductor thickness may significantly contribute to the increase in capacitance. Copyright 1973 by The Institute of Electrical and Electronics Engineers, Inc.
Stefano Grivet-Talocia, Hao-Ming Huang, et al.
IEEE Transactions on Advanced Packaging
Albert E. Ruehli, Ekkehard Miersch
APEMC 2008
Natalie Nakhla, Albert E. Ruehli, et al.
IEEE Transactions on Advanced Packaging
Francesco Ferranti, Giulio Antonini, et al.
IEEE Transactions on CPMT