Conference paper
Learning Reduced Order Dynamics via Geometric Representations
Imran Nasim, Melanie Weber
SCML 2024
Paper
CMOS-on-SOI ESD protection networks
Abstract
ESD robustness of 4 kV HBM is achieved in CMOS-on-SOI ESD protection networks in an advanced sub-0.25 μm mainstream CMOS-on-SOI technology. Design layout, body contact, floating-gate effects and novel ESD protection implementations are discussed. © 1998 Elsevier Science B.V.
Related
P. Martensson, R.M. Feenstra
Journal of Vacuum Science and Technology A: Vacuum, Surfaces and Films
E. Babich, J. Paraszczak, et al.
Microelectronic Engineering
Michael Ray, Yves C. Martin
Proceedings of SPIE - The International Society for Optical Engineering