Designing for a gigahertz

H. Peter Hofstee; Sang H. Dhong; David Meltzer; Kevin J. Nowka; Joel A. Silberman; Jeffrey L. Burns; Stephen D. Posluszny; Osamu Takahashi

doi:10.1109/40.683106

IEEE Micro

Paper

01 May 1998

Designing for a gigahertz

View publication

Abstract

Using a circuit-centric approach, a small team constructed a gigahertz integer processor, more than doubling the frequency of full-fledged designs in the same technology.

Conference paper

In-memory database acceleration on FPGAs: a survey

Jian Fang, Yvo T. B. Mulder, et al.

VLDB Journal

Paper

1-GHz fully pipelined 3.7-ns address access time 8 k × 1024 embedded synchronous DRAM macro

Osamu Takahashi, Sang H. Dhong, et al.

IEEE Journal of Solid-State Circuits

Paper

Design and Characteristics of a Lightly Doped Drain (LDD) Device Fabricated with Self-Aligned Titanium Disilicide

Fang-Shi J. Lai, Jack Yuan-Chen Sun, et al.

IEEE T-ED

Conference paper

Verification of delayed-reset domino circuits using ATACS

Wendy Belluomini, Chris J. Myers, et al.

ASYNC 1999

View all publications

Abstract

Related

In-memory database acceleration on FPGAs: a survey

1-GHz fully pipelined 3.7-ns address access time 8 k × 1024 embedded synchronous DRAM macro

Design and Characteristics of a Lightly Doped Drain (LDD) Device Fabricated with Self-Aligned Titanium Disilicide

Verification of delayed-reset domino circuits using ATACS