Conference paper
Performance test case generation for microprocessors
Pradip Bose
VTS 1998
Several illustrations of a general technique called the Algorithm and Architecture approach was presented. The programmer controlled unrolling of loops was demonstrated equivalent to customized vectorization of RISC-type code. Its use was illustrated to show that RS/6000 processors could compute the distribution (-1, 1) at the rate of 3.25 multiply-adds. A linear congruential generators, related to the multiplicative congruential generators was also specified.
Pradip Bose
VTS 1998
Sai Zeng, Angran Xiao, et al.
CAD Computer Aided Design
Yun Mao, Hani Jamjoom, et al.
CoNEXT 2006
Hans Becker, Frank Schmidt, et al.
Photomask and Next-Generation Lithography Mask Technology 2004