X. Yang, Kingsuk Maitra, et al.
IEEE International SOI Conference 2011
Paper
Modeling and analysis of parasitic resistance in double-gate FinFETs
Abstract
A comprehensive model is presented to analyze the three-dimensional (3-D) source-drain (S/D) resistance of undoped double-gated FinFETs of wide and narrow S/D width. The model incorporates the contribution of spreading, sheet, and contact resistances. The spreading resistance is modeled using a standard two-dimensional (2-D) model generalized to 3-D. The contact resistance is modeled by generalizing the one-dimensional (1-D) transmission line model to 2-D and 3-D with appropriate boundary conditions. The model is compared with the S/D resistance determined from 3-D device simulations and experimental data. We show excellent agreement between our model, the simulations, and experimental data. © 2009 IEEE.
Related
B. Greene, Q. Liang, et al.
VLSI Technology 2009
Ruilong Xie, Pietro Montanini, et al.
IEDM 2016
D.-G. Park, K. Stein, et al.
VLSI-TSA 2009