Topological Data Analysis on Noisy Quantum Computers
Ismail Akhalwaya, Shashanka Ubaru, et al.
ICLR 2024
We consider the problem of mapping a logical quantum circuit onto a given hardware with limited 2-qubit connectivity. We model this problem as an integer linear program, using a network flow formulation with binary variables that includes the initial allocation of qubits and their routing. We consider several cost functions: an approximation of the fidelity of the circuit, its total depth, and a measure of cross-talk, all of which can be incorporated in the model. Numerical experiments on synthetic data and different hardware topologies indicate that the error rate and depth can be optimized simultaneously without significant loss. We test our algorithm on a large number of quantum volume circuits, optimizing for error rate and depth; our algorithm significantly reduces the number of CNOTs compared to Qiskit's default transpiler SABRE [19] and produces circuits that, when executed on hardware, exhibit higher fidelity.
Ismail Akhalwaya, Shashanka Ubaru, et al.
ICLR 2024
Qi Huang, Jiefei Zhang, et al.
MRS Fall Meeting 2022
Devin Underwood, Jiri Stehlik, et al.
APS March Meeting 2021
Jose Blanchet, Mark Squillante, et al.
WSC 2025