S. Hung, S. Mochizuki, et al.
VLSI Technology and Circuits 2025
We propose an HPC network architecture with co-packaged optics enabling 128-port 51.2-Tb/s switches. Simulations for a >34,000-GPU system show up to 11.2× throughput improvement over a Summit-like supercomputer, opening the way to direct-network-attached GPUs.
S. Hung, S. Mochizuki, et al.
VLSI Technology and Circuits 2025
Huapu Pan, Solomon Assefa, et al.
CLEO 2012
Benjamin G. Lee, William M. J. Green, et al.
PHOTINICS 2010
Svenja Mauthe, Yannick Baumgartner, et al.
OFC 2020