Conference paper
An 18 ns 56-bit multiply-adder circuit
Robert K. Montoye, P.W. Cook, et al.
ISSCC 1990
Paper
TA-A3 Retention Time Studies in Buried-Channel MOSFET Dynamic-Memory Devices
Abstract
No abstract available.
Related
F.Warren Shih, H.H. Chao, et al.
IEEE ITC 1985
Conference paper
DESIGN OPTIMIZATION FOR CONTROL CIRCUITS IMPLEMENTED WITH PLAS.
H.H. Chao, Shauchi Ong, et al.
ICCD 1985
Conference paper
CLOCK GENERATOR WITH FINITE STATE MACHINE OPTIMIZATION.
Shauchi Ong, M.Y. Tsai, et al.
ICCD 1985