Raymond F. Boyce, Donald D. Chamberlin, et al.
CACM
We consider the problem of implementing a wait-free regular register from storage components prone to Byzantine faults. We present a simple, efficient, and self-contained construction of such a register. Our construction utilizes a novel building block, called a 1-regular register, which can be efficiently implemented from Byzantine fault-prone components. © 2006 Elsevier B.V. All rights reserved.
Raymond F. Boyce, Donald D. Chamberlin, et al.
CACM
Kafai Lai, Alan E. Rosenbluth, et al.
SPIE Advanced Lithography 2007
M.F. Cowlishaw
IBM Systems Journal
Sabine Deligne, Ellen Eide, et al.
INTERSPEECH - Eurospeech 2001