Rolf Clauberg
IBM J. Res. Dev
We consider the problem of implementing a wait-free regular register from storage components prone to Byzantine faults. We present a simple, efficient, and self-contained construction of such a register. Our construction utilizes a novel building block, called a 1-regular register, which can be efficiently implemented from Byzantine fault-prone components. © 2006 Elsevier B.V. All rights reserved.
Rolf Clauberg
IBM J. Res. Dev
Lerong Cheng, Jinjun Xiong, et al.
ASP-DAC 2008
Xinyi Su, Guangyu He, et al.
Dianli Xitong Zidonghua/Automation of Electric Power Systems
Xiaozhu Kang, Hui Zhang, et al.
ICWS 2008