On the systematic analysis of ring-delay performance using statistical behavior model
- Q. Liang
- B. Greene
- et al.
- 2009
- ISDRS 2009
Conference paper
Publications
9 results for Qingqing Liang
High performance 32nm SOI CMOS with high-k/metal gate and 0.149μm 2 SRAM and ultra low-k back end with eleven levels of copper
- B. Greene
- Q. Liang
- et al.
- 2009
- VLSI Technology 2009
Conference paperSMT and enhanced SPT with Recessed SD to improve CMOS Device Performance
- S. Fang
- S.S. Tan
- et al.
- 2008
- ICSICT 2008
Conference paperA simple hardware-based statistical model on 65nm SOI CMOS technology
- Q. Liang
- J.B. Johnson
- et al.
- 2007
- ISDRS 2007
Conference paper(110) Channel, SiON gate-dielectric PMOS with record high Ion=1 mA/μm through channel stress and source drain external resistance (R ext) engineering
- B. Yang
- A. Waite
- et al.
- 2007
- IEDM 2007
Conference paperAn investigation of negative differential resistance and novel collector-current kink effects in SiGe HBTs operating at cryogenic temperatures
- Jiahui Yuan
- John D. Cressler
- et al.
- 2007
- IEEE Transactions on Electron Devices
PaperOn the control of short-channel effect for MOSFETs with reverse halo implantation
- Huilong Zhu
- Huicai Zhong
- et al.
- 2007
- IEEE Electron Device Letters
PaperOptimizing history effects in 65nm PD-SOI CMOS
- Q. Liang
- T. Kawamura
- et al.
- 2006
- IEEE International SOI Conference 2006
Conference paperProton radiation effects in vertical SiGe HBTs fabricated on CMOS-compatible SOI
- Tianbing Chen
- Akil K. Sutton
- et al.
- 2005
- IEEE TNS
Paper