Product burn-in stress impacts on SRAM array performanceLi WangQiuyi Yeet al.2007IRPS 2007Conference paper
High performance 65 nm SOI technology with dual stress liner and low capacitance SRAM cellE. LeobandungH. Nayakamaet al.2005VLSI Technology 2005Conference paper