Optimizing history effects in 65nm PD-SOI CMOSQ. LiangT. Kawamuraet al.2006IEEE International SOI Conference 2006Conference paper
Selective epitaxial channel ground plane thin SOI CMOS devicesZhibin RenM. Ieonget al.2005IEDM 2005Conference paper
Body voltage and history effect sensitivity to key device parameters in 90nm PD-SOIS. KawanakaM.B. Ketchenet al.2004IEEE International SOI Conference 2004Conference paper