Self-Allancd Gate Contact (SAGC) for CMOS technology scaling beyond 7nmRuilong XieChanro Parket al.2019VLSI Technology 2019Conference paper
Parasitic Resistance Reduction Strategies for Advanced CMOS FinFETs beyond 7nmHeng WuOleg Gluschenkovet al.2018IEDM 2018Conference paper