FinFET resistance mitigation through design and process optimizationCindy WangJosephine Changet al.2009VLSI-TSA 2009Conference paper
A 0.127 μm2 high performance 65 nm SOI based embedded DRAM for on-processor applicationsG. WangK. Chenget al.2006IEDM 2006Conference paper
Dual stress liner enhancement in hybrid orientation technologyC. SherawM. Yanget al.2005VLSI Technology 2005Conference paper
Plasma-etching processes for ULSI semiconductor circuitsM. ArmacostP.D. Hohet al.1999IBM J. Res. DevPaper
Thin-film temperature rise estimates during low energy ion bombardment in a plasma reactorM. NaeemD. Chidambarrao1995Applied Physics LettersPaper