Publications

Optimization for Gaussian Elimination-based NNA-compliant Circuit Synthesis method by Inserting CNOT Gates