Impact of hot-carrier degradation on drain-induced barrier lowering in multifin SOI n-Channel FinFETs with self-heating
- Charu Gupta
- Anshul Gupta
- et al.
- 2020
- IEEE T-ED
Paper
Publications
29 results for Reinaldo A. Vega
Impact of LER on Mismatch in Nanosheet Transistors for 5nm-CMOS
- Chandan Kumar Jha
- Charu Gupta
- et al.
- 2020
- EDTM 2020
Conference paperChip Power-Frequency Scaling in 10/7nm Node
- Phil Oldiges
- Reinaldo A. Vega
- et al.
- 2020
- IEEE Access
PaperComparison of LER induced mismatch in NWFET and NSFET for 5-nm CMOS
- Chandan Kumar Jha
- Pritam Yogi
- et al.
- 2020
- IEEE J-EDS
PaperFull Bottom Dielectric Isolation to Enable Stacked Nanosheet Transistor for Low Power and High Performance Applications
- J. Zhang
- S. Pancharatnam
- et al.
- 2019
- IEDM 2019
Conference paperMultiple-Vt Solutions in Nanosheet Technology for High Performance and Low Power Applications
- Ruqiang Bao
- Reinaldo A. Vega
- et al.
- 2019
- IEDM 2019
Conference paperImpact of Hot Carrier Stress on RF FOMs in 10-nm Bulk N-Channel FinFETs
- Anshul Gupta
- Charu Gupta
- et al.
- 2019
- IIRW 2019
Conference paperReliability Modeling and Analysis of Hot-Carrier Degradation in Multiple-Fin SOI n-Channel FinFETs With Self-Heating
- Anshul Gupta
- Charu Gupta
- et al.
- 2019
- IEEE T-ED
PaperEvaluation of 10-nm Bulk FinFET RF Performance - Conventional Versus NC-FinFET
- R. Singh
- K. Aditya
- et al.
- 2018
- IEEE Electron Device Letters
PaperChannel Geometry Impact and Narrow Sheet Effect of Stacked Nanosheet
- Chun Wing Yeung
- Jingyun Zhang
- et al.
- 2018
- IEDM 2018
Conference paper