High-performance device optimization and dual-VT technology options for doublegate FET
- Aditya Bansal
- Keunwoo Kim
- et al.
- 2007
- ICICDT 2007
Conference paper
Publications
46 results for Jae-Joon Kim
Accurate modeling and analysis of currents in trapezoidal FinFET devices
- R.M. Rao
- A. Bansal
- et al.
- 2007
- SOI 2007
Conference paperEvaluation and optimization of FinFET quantization error in porting a design from planar silicon technology
- R.M. Rao
- J. Kim
- et al.
- 2007
- SOI 2007
Conference paperHigh-performance SRAM in nanoscale CMOS: Design challenges and techniques
- Ching-Te Chuang
- Saibal Mukhopadhyay
- et al.
- 2007
- MTDT 2007
Conference paperAsymmetrical SRAM cells with enhanced read and write margins
- Keunwoo Kim
- Jae-Joon Kim
- et al.
- 2007
- VLSI-TSA 2007
Conference paperEstimation of gate-to-channel tunneling current in ultra-thin oxide sub-50 nm double gate devices
- Saibal Mukhopadhyay
- Keunwoo Kim
- et al.
- 2007
- Microelectronics Journal
PaperIndependent-gate controlled asymmetrical SRAM cells in double-gate MOSFET technology for improved READ stability
- Jae-Joon Kim
- Keunwoo Kim
- et al.
- 2006
- ESSCIRC 2006
Conference paperRobust level converter design for sub-threshold logic
- Ik Joon Chang
- Jae-Joon Kim
- et al.
- 2006
- ISLPED 2006
Conference paperIndependent-gate controlled asymmetrical SRAM cells in double-gate MOSFET technology for improved READ stability
- Jae-Joon Kim
- Keunwoo Kim
- et al.
- 2006
- ESSDERC 2006
Conference paperA leakage-tolerant low-swing circuit style in partially depleted silicon-on-insulator CMOS technologies
- Jae-Joon Kim
- Kaushik Roy
- 2006
- IEEE Transactions on VLSI Systems
Paper