Vertical III-V nanowire device integration on Si(100)
- Mattias Borg
- Heinz Schmid
- et al.
- 2014
- Nano Letters
Paper
Publications
145 results for Lynne Gignac
CDSEM AFM hybrid metrology for the characterization of gate-all-around silicon nano wires
- Shimon Levi
- Ishai Schwarzband
- et al.
- 2014
- SPIE Advanced Lithography 2014
Conference paperDensity scaling with gate-all-around silicon nanowire MOSFETs for the 10 nm node and beyond
- Sarunya Bangsaruntip
- K. Balakrishnan
- et al.
- 2013
- IEDM 2013
Conference paper200 mm wafer-scale integration of sub-20 nm sacrificial nanofluidic channels for manipulating and imaging single DNA molecules
- C. Wang
- S.W. Nam
- et al.
- 2013
- IEDM 2013
Conference paperAutomatic registering and stitching of TEM/STEM image mosaics
- Chung-Ching Lin
- Franco Stellari
- et al.
- 2013
- ISTFA 2013
Conference paperBuckling characterization of gate all around silicon nanowires
- Shimon Levi
- Ishai Schwarzband
- et al.
- 2013
- SPIE Advanced Lithography 2013
Conference paperPattern transfer of directed self-assembly (DSA) patterns for CMOS device applications
- Hsin-Yu Tsai
- Hiroyuki Miyazoe
- et al.
- 2013
- SPIE Advanced Lithography 2013
Conference paperCarbon nanotube complementary wrap-gate transistors
- Aaron D. Franklin
- Siyuranga O. Koswatta
- et al.
- 2013
- Nano Letters
PaperSelective area growth of III-V nanowires and their heterostructures on silicon in a nanotube template: Towards monolithic integration of nano-devices
- Pratyush Das Kanungo
- Heinz Schmid
- et al.
- 2013
- Nanotechnology
PaperMaterials and scaling effects on on-chip interconnect reliability
- C.-K. Hu
- E. Liniger
- et al.
- 2013
- MRS Spring Meeting 2013
Conference paper