A 45nm CMOS neuromorphic chip with a scalable architecture for learning in networks of spiking neurons
- Jae-Sun Seo
- Bernard Brezzo
- et al.
- 2011
- CICC 2011
Conference paper
Publications
71 results for Daniel Friedman
Dual-loop system of distributed microregulators with high DC accuracy, load response time below 500ps, and 85mV dropout voltage
- Zeynep Toprak-Deniz
- John Bulzacchelli
- et al.
- 2011
- VLSI Circuits 2011
Conference paperAn 8x10-Gb/s source-synchronous I/O system based on high-density silicon carrier interconnects
- Timothy O. Dickson
- Yong Liu
- et al.
- 2011
- VLSI Circuits 2011
Conference paperA DPLL-based per core variable frequency clock generator for an eight-core POWER7™ microprocessor
- Jose Tierno
- Alexander Rylyakov
- et al.
- 2010
- VLSI Circuits 2010
Conference paperA compact 6 GHz to 12 GHz digital PLL with coupled dual-LC tank DCO
- A. Goel
- Alexander V. Rylyakov
- et al.
- 2010
- VLSI Circuits 2010
Conference paperA 10-Gb/s compact low-power serial I/O with DFE-IIR equalization in 65-nm CMOS
- Byungsub Kim
- Yong Liu
- et al.
- 2009
- IEEE Journal of Solid-State Circuits
PaperA 7.5-GS/s 3.8-ENOB 52-mW flash ADC with clock duty cycle control in 65nm CMOS
- Hayun Chung
- Alexander Rylyakov
- et al.
- 2009
- VLSI Circuits 2009
Conference paperA 19gb/s 38mW 1-tap speculative DFE receiver in 90nm CMOS
- Didem Z. Turker
- Alexander Rylyakov
- et al.
- 2009
- VLSI Circuits 2009
Conference paperA 5.4mW 0.0035mm2 0.48psrms-jitter 0.8-to-5GHz non-PLL/DLL all-digital phase generator/rotator in 45nm SOI CMOS
- Kyu-Hyoun Kim
- Daniel M. Dreps
- et al.
- 2009
- ISSCC 2009
Conference paperBang-bang digital PLLS at 11 and 20GHz with sub-200fs integrated jitter for high-speed serial communication applications
- A. Rylyakov
- J. Tierno
- et al.
- 2009
- ISSCC 2009
Conference paper