Time-borrowing circuit designs and hardware prototyping for timing error resilienceMihir R. ChoudhuryVikas Chandraet al.2014IEEE TCPaper
Dynamically optimized synchronous communication for low power system on chip designsVikas ChandraGary Carpenteret al.2003ICCD 2003Conference paper