Gate stack resistance and limits to CMOS logic performanceRichard A. WachnikSungjae Leeet al.2014IEEE TCAS-IPaper
Gate stack resistance and limits to CMOS logic performanceRichard A. WachnikS. Leeet al.2013CICC 2013Conference paper
A novel low resistance gate fill for extreme gate length scaling at 20nm and beyond for gate-last high-k/metal gate CMOS technologyU. KwonK. Wonget al.2012VLSI Technology 2012Conference paper