Power supply noise induced jitter estimation in high speed clock tree for full chip timing analysisWen YinZegui Panget al.2013DesignCon 2013Conference paper
Modeling and analysis of signal transmission with Through Silicon Via (TSV) noise couplingZhenyang ChenQin Wanget al.2013ISCAS 2013Conference paper
Auto-assign method for large scale flip-chip package designHaitao HanWen Yinet al.2011ASICON 2011Conference paper