Gate Resistance Test Structures Bounded by Local Layout Density to Characterize Metal Gate Height Variation in 7nm FinFET TechnologyJustin ZhuKatsunori Onishiet al.2024IEEE MDTS 2024Conference paper