POSTER: Design Space Exploration for Performance Optimization of Deep Neural Networks on Shared Memory AcceleratorsSwagath VenkataramaniJungwook Choiet al.2017PACT 2017Conference paper
Scaledeep: A scalable compute architecture for learning and evaluating deep networksSwagath VenkataramaniAshish Ranjanet al.2017ISCA 2017Conference paper
INVITED: Accelerator Design for Deep Learning Training: Extended Abstract: InvitedAnkur AgrawalChia-Yu Chenet al.2017DAC 2017Conference paper
24 May 2021US11016840Low-overhead Error Prediction And Preemption In Deep Neural Network Using Apriori Network Statistics
16 Nov 2020US10838868Programmable Data Delivery By Load And Store Agents On A Processing Chip Interfacing With On-chip Memory Components And Directing Data To External Memory Components
17 Feb 2020US10565285Processor And Memory Transparent Convolutional Lowering And Auto Zero Padding For Deep Neural Network Implementations