C.T. Chuang, J.D. Cressler, et al.
Electronics Letters
Paper
14.9 ps/2.2 mW charge-buffered active-pull-down ECL circuit
Abstract
An ECL circuit with a charge-buffered active-pull-down emitter-follower stage is described. Implemented in a 0-8 /an double-poly trench-isolated selfaligned bipolar process, unloaded gate delays of 14.9ps/2.2mW, 20.7ps/1.2mW, and 24.5ps/0.77mW have been achieved. © 1992, The Institution of Electrical Engineers. All rights reserved.
Related
Conference paper
High performance complementary bipolar technology
J. Warnock, J.D. Cressler, et al.
VLSI Technology 1993
Conference paper
Magnetic manifestations of carrier localization in quantum well
D.D. Awschalom, J. Warnock, et al.
QELS 1989
Conference paper
A 1.2 ns/1 ns 1 K∗16 ECL dual-port cache RAM
Hyun J. Shin, P.F. Lu, et al.
ISSCC 1993