C.T. Chuang, P.F. Lu, et al.
International Journal of Electronics
Paper
14.9 ps/2.2 mW charge-buffered active-pull-down ECL circuit
Abstract
An ECL circuit with a charge-buffered active-pull-down emitter-follower stage is described. Implemented in a 0-8 /an double-poly trench-isolated selfaligned bipolar process, unloaded gate delays of 14.9ps/2.2mW, 20.7ps/1.2mW, and 24.5ps/0.77mW have been achieved. © 1992, The Institution of Electrical Engineers. All rights reserved.
Related
C.T. Chuang, Ken Chin
IEEE Journal of Solid-State Circuits
Conference paper
A room temperature 0.1 μm CMOS on SOI
G. Shahidi, C. Blair, et al.
VLSI Technology 1993
C.T. Chuang, J.D. Cressler, et al.
Electronics Letters