Paul May, Jean-Marc Halbout, et al.
IEEE T-ED
Paper
14.9 ps/2.2 mW charge-buffered active-pull-down ECL circuit
Abstract
An ECL circuit with a charge-buffered active-pull-down emitter-follower stage is described. Implemented in a 0-8 /an double-poly trench-isolated selfaligned bipolar process, unloaded gate delays of 14.9ps/2.2mW, 20.7ps/1.2mW, and 24.5ps/0.77mW have been achieved. © 1992, The Institution of Electrical Engineers. All rights reserved.
Related
R. Puri, C.T. Chuang, et al.
IEEE Journal of Solid-State Circuits
X. Liu, A. Petrou, et al.
Physical Review Letters
Conference paper
A 1.2 ns/1 ns 1 K∗16 ECL dual-port cache RAM
Hyun J. Shin, P.F. Lu, et al.
ISSCC 1993