Chirag S. Patel, Paul S. Andry, et al.
IITC 2005
Paper
A 26.5 GHz Silicon MOSFET 2:1 Dynamic Frequency Divider
Abstract
A bulk silicon divide-by-two dynamic frequency divider with maximum clock speed of 26.5 GHz has been achieved. The dynamic divider operates from 6.5 GHz to 26.5 GHz. The design is based on n-channel MOSFET's with an effective gate length of 0.1 µm. © 2000, The Institute of Electrical and Electronics Engineers, Inc. All rights reserved.
Related
Han-Su Kim, Kyuchul Chong, et al.
IEEE Electron Device Letters
Mark B. Ketchen, Manjul Bhushan, et al.
IEEE International SOI Conference 2005
Keith A. Jenkins, James P. Eckhardt
IEEE Design and Test of Computers