Joyce H. Wu, Jesds A. Del Alamo, et al.
Technical Digest - International Electron Devices Meeting
A bulk silicon divide-by-two dynamic frequency divider with maximum clock speed of 26.5 GHz has been achieved. The dynamic divider operates from 6.5 GHz to 26.5 GHz. The design is based on n-channel MOSFET's with an effective gate length of 0.1 µm. © 2000, The Institute of Electrical and Electronics Engineers, Inc. All rights reserved.
Joyce H. Wu, Jesds A. Del Alamo, et al.
Technical Digest - International Electron Devices Meeting
Ph. Avouris, Yu-Ming Lin, et al.
IEDM 2010
Alina Deutsch, Gerard V. Kopcsay, et al.
IEEE T-MTT
Yu-Ming Lin, Hsin-Ying Chiu, et al.
IEEE Electron Device Letters