Eric J. Fluhr, Steve Baumgartner, et al.
IEEE JSSC
A bulk silicon divide-by-two dynamic frequency divider with maximum clock speed of 26.5 GHz has been achieved. The dynamic divider operates from 6.5 GHz to 26.5 GHz. The design is based on n-channel MOSFET's with an effective gate length of 0.1 µm. © 2000, The Institute of Electrical and Electronics Engineers, Inc. All rights reserved.
Eric J. Fluhr, Steve Baumgartner, et al.
IEEE JSSC
Keith A. Jenkins, Pong-Fei Lu
Microelectronics Reliability
Chih-Hsiang Ho, Keith A. Jenkins, et al.
IEEE T-ED
Stas Polonsky, Keith A. Jenkins, et al.
IEEE ITC 2004