Design methodology for a large communication chip

Rolf Clauberg; Peter Buchmann; Andreas Herkersdorf; David J. Webb

doi:10.1109/54.867899

IEEE Design and Test of Computers

Paper

01 Jul 2000

Design methodology for a large communication chip

View publication

Abstract

Smart chip is a large communication chip with standard-based communication interfaces, multiple clock domains, and mixed-signal components for line interfacing. This chip has been developed by focusing mainly on general design aspects.

Conference paper

Catch it if you can: Real-time network anomaly detection with low false alarm rates

Georgios Kathareios, Andreea Anghel, et al.

ICMLA 2017

Paper

High electron density effects in electron spectroscopies: Consequences for picosecond photoemission and electron-beam sampling

Rolf Clauberg, Armin Blacha

Journal of Applied Physics

Conference paper

A low-power 40 Gbit/s receiver circuit based on full-swing CMOS-style clocking

Thomas Toifl, Christian Menolfi, et al.

CSICS 2007

Paper

Design methodology for a modular service-driven network processor architecture

Maria Gabrani, Gero Dittmann, et al.

Computer Networks

View all publications

Abstract

Related

Catch it if you can: Real-time network anomaly detection with low false alarm rates

High electron density effects in electron spectroscopies: Consequences for picosecond photoemission and electron-beam sampling

A low-power 40 Gbit/s receiver circuit based on full-swing CMOS-style clocking

Design methodology for a modular service-driven network processor architecture