Werner Bux, Wolfgang E. Denzel, et al.
IEEE Communications Magazine
Paper
Design methodology for a large communication chip
Abstract
Smart chip is a large communication chip with standard-based communication interfaces, multiple clock domains, and mixed-signal components for line interfacing. This chip has been developed by focusing mainly on general design aspects.
Related
Toke M. Andersen, Florian Krismer, et al.
APEC 2013
Hazar Yueksel, Lukas Kull, et al.
ESSCIRC 2015
Heinz Jaeckel, Gian-Luca Bona, et al.
IEEE JQE