Marcel Kossel, Christian Menolfi, et al.
ISSCC 2008
Paper
Design methodology for a large communication chip
Abstract
Smart chip is a large communication chip with standard-based communication interfaces, multiple clock domains, and mixed-signal components for line interfacing. This chip has been developed by focusing mainly on general design aspects.
Related
Conference paper
Enabling FPGAs in hyperscale data centers
Jagath Weerasinghe, Francois Abel, et al.
UIC-ATC-ScalCom-CBDCom-IoP 2015
Ulf Schlichtmann, Veit B. Kleeberger, et al.
DATE 2014
Peter Vettiger, Gian-Luca Bona, et al.
IEEE JQE