Matt Cohen, Monodeep Kar, et al.
ISSCC 2026
For decades, Moore's Law has driven semiconductor progress through relentless transistor scaling (Fig. 1). However, as silicon devices reach atomic dimensions, physical and economic barriers - such as power density, interconnect limitations, and escalating fabrication costs - slow traditional scaling [1]. At the same time, as shown in Fig. 2, AI's rapid growth has exposed inefficiencies in conventional hardware, where memory access and data movement dominate power consumption, highlighting the need for new computing paradigms that minimize these bottlenecks [2]. To sustain innovation, the industry has shifted toward system-level scaling, where architectural advancements and heterogeneous integration (HI) play a central role [1, 2] (Fig.1).
Matt Cohen, Monodeep Kar, et al.
ISSCC 2026
Laura Bégon-Lours, Mattia Halter, et al.
MRS Spring Meeting 2023
Yayue Hou, Hsinyu Tsai, et al.
DATE 2025
Ying Zhou, Gi-Joon Nam, et al.
DAC 2023