Conference paper
RF perspective of sub-tenth-micron CMOS
C. Wann, L. Su, et al.
ISSCC 1998
The measurement of the accumulated phase error of phase-locked loops (PLLs) in microprocessor systems is discussed. A system which creates controlled power supply noise and measures the PLL response is described. Examples of the use of this technique are shown for a PLL used in a 400MHz microprocessor.
C. Wann, L. Su, et al.
ISSCC 1998
J.N. Burghartz, M. Soyuer, et al.
BCTM 1996
D. Singh, Keith A. Jenkins
DRC 2004
J.N. Burghartz, M. Soyuer, et al.
IEDM 1995