Spin-transfer torque MRAM with reliable 2 ns writing for last level cache applications
- Guohan Hu
- D. Kim
- et al.
- 2019
- IEDM 2019
Conference paper
Publications
17 results for C. Kothandaraman
Key parameters affecting STT-MRAM switching efficiency and improved device performance of 400°C-compatible p-MTJs
- Guohan Hu
- M. G. Gottwald
- et al.
- 2017
- IEDM 2017
Conference paperLow-current spin transfer torque MRAM
- Guohan Hu
- J. J. Nowak
- et al.
- 2017
- VLSI-TSA 2017
Conference paperLow-current Spin Transfer Torque MRAM
- Guohan Hu
- J. J. Nowak
- et al.
- 2017
- VLSI-DAT 2017
Conference paperVertical channel devices enabled by through silicon via (TSV) technologies
- C. Kothandaraman
- Sami Rosenblatt
- et al.
- 2016
- IEDM 2016
Conference paperTriangular Voltage Sweep (TVS) characterisation for Through-Silicon-Via (TSV) reliability
- C. Kothandaraman
- Stephan A. Cohen
- 2016
- IRPS 2016
Conference paperThe Impact of Self-Heating on Charge Trapping in High-k-Metal-Gate nFETs
- Faraz Khan
- Eduard Cartier
- et al.
- 2016
- IEEE Electron Device Letters
PaperLow-current spin transfer torque MRAM
- D.C. Worledge
- A. Annunziata
- et al.
- 2015
- INTERMAG 2015
Conference paperImpact of 3D copper TSV integration on 32SOI FEOL and BEOL reliability
- Mukta Farooq
- Giuseppe La Rosa
- et al.
- 2015
- IRPS 2015
Conference paperOxygen vacancy traps in Hi-K/Metal gate technologies and their potential for embedded memory applications
- C. Kothandaraman
- X. Chen
- et al.
- 2015
- IRPS 2015
Conference paper