Circuit quantum electrodynamics architecture for gate-defined quantum dots in silicon
- X. Mi
- J.V. Cady
- et al.
- 2017
- Applied Physics Letters
Paper
Publications
37 results for L.F. Edge
High performance UTBB FDSOI devices featuring 20nm gate length for 14nm node and beyond
- Q. Liu
- M. Vinet
- et al.
- 2013
- IEDM 2013
Conference paperHole transport in strained and relaxed sige channel extremely thin SOI MOSFETs
- Ali Khakifirooz
- Kangguo Cheng
- et al.
- 2013
- IEEE Electron Device Letters
PaperHigh performance extremely thin SOI (ETSOI) hybrid CMOS with Si channel NFET and strained SiGe channel PFET
- K. Cheng
- A. Khakifirooz
- et al.
- 2012
- IEDM 2012
Conference paperA novel low resistance gate fill for extreme gate length scaling at 20nm and beyond for gate-last high-k/metal gate CMOS technology
- U. Kwon
- K. Wong
- et al.
- 2012
- VLSI Technology 2012
Conference paperElectron mobility limited by remote charge scattering in thin (100)- and (110)-oriented silicon body double-gated metal-oxide-semiconductor field-effect transistors with high-k gate dielectrics
- Ryosuke Iijima
- Lisa F. Edge
- et al.
- 2012
- Japanese Journal of Applied Physics
PaperA manufacturable dual channel (Si and SiGe) high-k metal gate CMOS technology with multiple oxides for high performance and low power applications
- S. Krishnan
- U. Kwon
- et al.
- 2011
- IEDM 2011
Conference paperAssessment of fully-depleted planar CMOS for low power complex circuit operation
- Zhibin Ren
- S. Mehta
- et al.
- 2011
- IEDM 2011
Conference paperETSOI CMOS for system-on-chip applications featuring 22nm gate length, sub-100nm gate pitch, and 0.08μm2 SRAM cell
- Kangguo Cheng
- A. Khakifirooz
- et al.
- 2011
- VLSI Circuits 2011
Conference paperFull metal gate with borderless contact for 14 nm and beyond
- Soon-Cheon Seo
- L.F. Edge
- et al.
- 2011
- VLSI Technology 2011
Conference paper