Hardware and Software Co-optimization for the Initialization Failure of the ReRAM-based Cross-bar Array
- Youngseok Kim
- S. Kim
- et al.
- 2020
- ACM JETC
Paper
Publications
17 results for Chun Chen Yeh
Capacitor-based cross-point array for analog neural network with record symmetry and linearity
- Y. Li
- S. Kim
- et al.
- 2018
- VLSI Technology 2018
Conference paperElectron mobility in thin In0.53Ga0.47As channel
- Eduard Cartier
- Amlan Majumdar
- et al.
- 2017
- ESSDERC 2017
Conference paperHigh performance and low leakage current InGaAs-on-silicon FinFETs with 20 nm gate length
- Xiao Sun
- Christopher P. D’Emic
- et al.
- 2017
- VLSI Technology 2017
Conference paperA 7nm FinFET technology featuring EUV patterning and dual strained high mobility channels
- Ruilong Xie
- Pietro Montanini
- et al.
- 2016
- IEDM 2016
Conference paperSuper fast physics-based methodology for accurate memory yield prediction
- Rajiv V. Joshi
- Keunwoo Kim
- et al.
- 2015
- IEEE Transactions on VLSI Systems
Paper10nm FINFET technology for low power and high performance applications
- D. Guo
- H. Shang
- et al.
- 2014
- ICSICT 2014
Conference paperComprehensive study of effective current variability and MOSFET parameter correlations in 14nm multi-fin SOI FINFETs
- Abhijeet Paul
- Andres Bryant
- et al.
- 2013
- IEDM 2013
Conference paperFin width scaling for improved short channel control and performance in aggressively scaled channel length SOI finFETs
- Abhijeet Paul
- Chun-Chen Yeh
- et al.
- 2013
- S3S 2013
Conference paperAnalysis of parasitic resistance in double gate FinFETs with different fin lengths
- X. Yang
- Kingsuk Maitra
- et al.
- 2011
- IEEE International SOI Conference 2011
Conference paper