J. Warnock, J.Y.-C. Sun, et al.
IEEE T-ED
The Letter describes the first experimental result of a high-speed low-power ECL-based AC-coupled complementary push-pull circuit. Implemented in a 0.8µm high-performance fully complementary bipolar technology with 50GHz npn transistor and 13GHz pnp transistor, a power-delay product of 34fJ (23.2ps at 1.48mW) has been achieved compared with 67 fJ (45 ps at 1.48mW) for the npn-only ECL circuit. © 1993, The Institution of Electrical Engineers. All rights reserved.
J. Warnock, J.Y.-C. Sun, et al.
IEEE T-ED
B.S. Wu, C.T. Chuang, et al.
CICC 1992
J. Haetty, E.H. Lee, et al.
Solid State Communications
B.T. Jonker, H. Abad, et al.
Journal of Applied Physics