J.B. Kuang, K. Kim, et al.
IEEE International SOI Conference 2005
The Letter describes the first experimental result of a high-speed low-power ECL-based AC-coupled complementary push-pull circuit. Implemented in a 0.8µm high-performance fully complementary bipolar technology with 50GHz npn transistor and 13GHz pnp transistor, a power-delay product of 34fJ (23.2ps at 1.48mW) has been achieved compared with 67 fJ (45 ps at 1.48mW) for the npn-only ECL circuit. © 1993, The Institution of Electrical Engineers. All rights reserved.
J.B. Kuang, K. Kim, et al.
IEEE International SOI Conference 2005
J. Warnock, D.D. Awschalom
Physical Review B
Keith A. Jenkins, J.D. Cressler
IEDM 1988
J. Warnock, P.F. Lu, et al.
IEDM 1989