Conference paper
Nanowire FET design for 7-nm SOI-CMOS technology
Ishita Jain, Anil K. Bansal, et al.
S3S 2015
Paper
Analysis and modeling of threshold voltage mismatch for CMOS at 65 nm and beyond
Abstract
This letter investigates random dopant fluctuation transistor mismatch. The dominance of the halo implant is demonstrated experimentally and with simulation, and a compact model form is developed for improved representation of the phenomenon. © 2008 IEEE.
Related
Darsen Lu, Pierre Morin, et al.
ECSSMEQ 2014
Vishal A. Tiwari, Rama Divakaruni, et al.
IEEE T-ED
Ping-Lin Yang, Terence B. Hook, et al.
IEEE T-ED