F. Stern, S.E. Laux, et al.
Solid-State Electronics
Paper
IIA-7 Monte Carlo Simulations of p-and n-Channel Dual-Gate Si MOSFET's at the Limits of Scaling
Abstract
No abstract available.
Related
L.Å. Ragnarsson, S. Guha, et al.
IEEE Electron Device Letters
P. Solomon, D.J. Frank
LPE 1995
Conference paper
25 nm CMOS design considerations
Y. Taur, C. Wann, et al.
IEDM 1998